High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture
Yue, Jinshan.
High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture [electronic resource] / by Jinshan Yue. - 1st ed. 2024. - XVI, 118 p. 81 illus., 78 illus. in color. online resource. - Springer Theses, Recognizing Outstanding Ph.D. Research, 2190-5061 . - Springer Theses, Recognizing Outstanding Ph.D. Research, .
Introduction -- Basis and research status of neural network processor -- Neural network processor for specific kernel optimized data reuse -- Neural network processor with frequency domain compression algorithm optimization -- Neural network processor combining digital and computing in memory architecture -- Digital computing in memory neural network processor supporting large scale models -- Conclusion and prospect.
Neural network (NN) algorithms are driving the rapid development of modern artificial intelligence (AI). The energy-efficient NN processor has become an urgent requirement for the practical NN applications on widespread low-power AI devices. To address this challenge, this dissertation investigates pure-digital and digital computing-in-memory (digital-CIM) solutions and carries out four major studies. For pure-digital NN processors, this book analyses the insufficient data reuse in conventional architectures and proposes a kernel-optimized NN processor. This dissertation adopts a structural frequency-domain compression algorithm, named CirCNN. The fabricated processor shows 8.1x/4.2x area/energy efficiency compared to the state-of-the-art NN processor. For digital-CIM NN processors, this dissertation combines the flexibility of digital circuits with the high energy efficiency of CIM. The fabricated CIM processor validates the sparsity improvement of the CIM architecture for the first time. This dissertation further designs a processor that considers the weight updating problem on the CIM architecture for the first time. This dissertation demonstrates that the combination of digital and CIM circuits is a promising technical route for an energy-efficient NN processor, which can promote the large-scale application of low-power AI devices. .
9789819734771
Electronics.
Electronic circuits.
Microprocessors.
Computer architecture.
Computational intelligence.
Electronics and Microelectronics, Instrumentation.
Electronic Circuits and Systems.
Processor Architectures.
Computational Intelligence.
TK7800-8360
621.381
High Energy Efficiency Neural Network Processor with Combined Digital and Computing-in-Memory Architecture [electronic resource] / by Jinshan Yue. - 1st ed. 2024. - XVI, 118 p. 81 illus., 78 illus. in color. online resource. - Springer Theses, Recognizing Outstanding Ph.D. Research, 2190-5061 . - Springer Theses, Recognizing Outstanding Ph.D. Research, .
Introduction -- Basis and research status of neural network processor -- Neural network processor for specific kernel optimized data reuse -- Neural network processor with frequency domain compression algorithm optimization -- Neural network processor combining digital and computing in memory architecture -- Digital computing in memory neural network processor supporting large scale models -- Conclusion and prospect.
Neural network (NN) algorithms are driving the rapid development of modern artificial intelligence (AI). The energy-efficient NN processor has become an urgent requirement for the practical NN applications on widespread low-power AI devices. To address this challenge, this dissertation investigates pure-digital and digital computing-in-memory (digital-CIM) solutions and carries out four major studies. For pure-digital NN processors, this book analyses the insufficient data reuse in conventional architectures and proposes a kernel-optimized NN processor. This dissertation adopts a structural frequency-domain compression algorithm, named CirCNN. The fabricated processor shows 8.1x/4.2x area/energy efficiency compared to the state-of-the-art NN processor. For digital-CIM NN processors, this dissertation combines the flexibility of digital circuits with the high energy efficiency of CIM. The fabricated CIM processor validates the sparsity improvement of the CIM architecture for the first time. This dissertation further designs a processor that considers the weight updating problem on the CIM architecture for the first time. This dissertation demonstrates that the combination of digital and CIM circuits is a promising technical route for an energy-efficient NN processor, which can promote the large-scale application of low-power AI devices. .
9789819734771
Electronics.
Electronic circuits.
Microprocessors.
Computer architecture.
Computational intelligence.
Electronics and Microelectronics, Instrumentation.
Electronic Circuits and Systems.
Processor Architectures.
Computational Intelligence.
TK7800-8360
621.381
