MARC details
| 000 -LÍDER |
|---|
| fixed length control field |
03534nam a22004095i 4500 |
| 001 - NÚMERO DE CONTROL |
|---|
| control field |
u378045 |
| 003 - IDENTIFICADOR DEL NÚMERO DE CONTROL |
|---|
| control field |
SIRSI |
| 005 - FECHA Y HORA DE LA ULTIMA TRANSACCIÓN |
|---|
| control field |
20160812084533.0 |
| 007 - CAMPO FIJO DE DESCRIPCIÓN FIJA--INFORMACIÓN GENERAL |
|---|
| fixed length control field |
cr nn 008mamaa |
| 008 - ELEMENTOS DE LONGITUD FIJA -- INFORMACIÓN GENERAL |
|---|
| fixed length control field |
100728s2010 ne | s |||| 0|eng d |
| 020 ## - NÚMERO INTERNACIONAL NORMALIZADO PARA LIBROS |
|---|
| International Standard Book Number |
9789048195794 |
| -- |
978-90-481-9579-4 |
| 040 ## - FUENTE DE CATALOGACIÓN |
|---|
| Transcribing agency |
MX-MeUAM |
| 050 #4 - SIGNATURA TOPOGRÁFICA DE LA BIBLIOTECA DEL CONGRESO |
|---|
| Classification number |
TK7888.4 |
| 082 04 - NÚMERO DE CLASIFICACIÓN DECIMAL DEWEY |
|---|
| Classification number |
621.3815 |
| Edition number |
23 |
| 100 1# - ASIENTO PRINCIPAL--NOMBRE PERSONAL |
|---|
| Personal name |
Wille, Robert. |
| Relator term |
author. |
| 245 10 - MENCIÓN DE TITULO |
|---|
| Title |
Towards a Design Flow for Reversible Logic |
| Medium |
[recurso electrónico] / |
| Statement of responsibility, etc. |
by Robert Wille, Rolf Drechsler. |
| 264 #1 - PRODUCTION, PUBLICATION, DISTRIBUTION, MANUFACTURE, AND COPYRIGHT NOTICE |
|---|
| Place of production, publication, distribution, manufacture |
Dordrecht : |
| Name of producer, publisher, distributor, manufacturer |
Springer Netherlands : |
| -- |
Imprint: Springer, |
| Date of production, publication, distribution, manufacture, or copyright notice |
2010. |
| 300 ## - DESCRIPCIÓN FÍSICA |
|---|
| Extent |
XIII, 184 p. |
| Other physical details |
online resource. |
| 336 ## - CONTENT TYPE |
|---|
| Content type term |
text |
| Content type code |
txt |
| Source |
rdacontent |
| 337 ## - MEDIA TYPE |
|---|
| Media type term |
computer |
| Media type code |
c |
| Source |
rdamedia |
| 338 ## - CARRIER TYPE |
|---|
| Carrier type term |
online resource |
| Carrier type code |
cr |
| Source |
rdacarrier |
| 347 ## - DIGITAL FILE CHARACTERISTICS |
|---|
| File type |
text file |
| Encoding format |
PDF |
| Source |
rda |
| 505 0# - NOTA DE CONTENIDO |
|---|
| Formatted contents note |
Preliminaries -- Synthesis of Reversible Logic -- Exact Synthesis of Reversible Logic -- Embedding of Irreversible Functions -- Optimization -- Formal Verification and Debugging -- Summary and Conclusions. |
| 520 ## - NOTA DE RESUMEN, ETC. |
|---|
| Summary, etc. |
The development of computing machines found great success in the last decades. But the ongoing miniaturization of integrated circuits will reach its limits in the near future. Shrinking transistor sizes and power dissipation are the major barriers in the development of smaller and more powerful circuits. Reversible logic provides an alternative that may overcome many of these problems in the future. For low-power design, reversible logic offers significant advantages since zero power dissipation will only be possible if computation is reversible. Furthermore, quantum computation profits from enhancements in this area, because every quantum circuit is inherently reversible and thus requires reversible descriptions. However, since reversible logic is subject to certain restrictions (e.g. fanout and feedback are not directly allowed), the design of reversible circuits significantly differs from the design of traditional circuits. Nearly all steps in the design flow (like synthesis, verification, or debugging) must be redeveloped so that they become applicable to reversible circuits as well. But research in reversible logic is still at the beginning. No continuous design flow exists so far. In Towards a Design Flow for Reversible Logic, contributions to a design flow for reversible logic are presented. This includes advanced methods for synthesis, optimization, verification, and debugging. Formal methods like Boolean satisfiability and decision diagrams are thereby exploited. By combining the techniques proposed in the book, it is possible to synthesize reversible circuits representing large functions. Optimization approaches ensure that the resulting circuits are of small cost. Finally, a method for equivalence checking and automatic debugging allows to verify the obtained results and helps to accelerate the search for bugs in case of errors in the design. Combining the respective approaches, a first design flow for reversible circuits of significant size results. |
| 596 ## - |
|---|
| -- |
19 |
| 650 #0 - ASIENTO SECUNDARIO DE MATERIA - TERMINO TEMÁTICO |
|---|
| Topical term or geographic name as entry element |
Engineering. |
| 650 #0 - ASIENTO SECUNDARIO DE MATERIA - TERMINO TEMÁTICO |
|---|
| Topical term or geographic name as entry element |
Systems engineering. |
| 650 14 - ASIENTO SECUNDARIO DE MATERIA - TERMINO TEMÁTICO |
|---|
| Topical term or geographic name as entry element |
Engineering. |
| 650 24 - ASIENTO SECUNDARIO DE MATERIA - TERMINO TEMÁTICO |
|---|
| Topical term or geographic name as entry element |
Circuits and Systems. |
| 700 1# - ASIENTO SECUNDARIO - NOMBRE PERSONAL |
|---|
| Personal name |
Drechsler, Rolf. |
| Relator term |
author. |
| 710 2# - ASIENTO SECUNDARIO - NOMBRE CORPORATIVO |
|---|
| Corporate name or jurisdiction name as entry element |
SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY |
|---|
| Title |
Springer eBooks |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Relationship information |
Printed edition: |
| International Standard Book Number |
9789048195787 |
| 856 40 - LOCALIZACIÓN Y ACCESO ELECTRÓNICOS |
|---|
| Public note |
Libro electrónico |
| Uniform Resource Identifier |
<a href="http://148.231.10.114:2048/login?url=http://link.springer.com/book/10.1007/978-90-481-9579-4">http://148.231.10.114:2048/login?url=http://link.springer.com/book/10.1007/978-90-481-9579-4</a> |
| 942 ## - TIPO DE MATERIAL (KOHA) |
|---|
| Koha item type |
Libro Electrónico |
