MARC details
| 000 -LIDER |
|---|
| fixed length control field |
04185nam a22005535i 4500 |
| 001 - CONTROL NUMBER |
|---|
| control field |
978-3-031-41085-7 |
| 003 - CONTROL NUMBER IDENTIFIER |
|---|
| control field |
DE-He213 |
| 005 - DATE AND TIME OF LATEST TRANSACTION |
|---|
| control field |
20250516155923.0 |
| 007 - PHYSICAL DESCRIPTION FIXED FIELD--GENERAL INFORMATION |
|---|
| fixed length control field |
cr nn 008mamaa |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION |
|---|
| fixed length control field |
230925s2024 sz | s |||| 0|eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER |
|---|
| International Standard Book Number |
9783031410857 |
| -- |
978-3-031-41085-7 |
| 050 #4 - LIBRARY OF CONGRESS CALL NUMBER |
|---|
| Classification number |
TK7867-7867.5 |
| 072 #7 - SUBJECT CATEGORY CODE |
|---|
| Subject category code |
TJFC |
| Source |
bicssc |
| 072 #7 - SUBJECT CATEGORY CODE |
|---|
| Subject category code |
TEC008010 |
| Source |
bisacsh |
| 072 #7 - SUBJECT CATEGORY CODE |
|---|
| Subject category code |
TJFC |
| Source |
thema |
| 082 04 - DEWEY DECIMAL CLASSIFICATION NUMBER |
|---|
| Classification number |
621.3815 |
| Edition number |
23 |
| 100 1# - MAIN ENTRY--PERSONAL NAME |
|---|
| Personal name |
Roy, Shirshendu. |
| Relator term |
author. |
| Relator code |
aut |
| -- |
http://id.loc.gov/vocabulary/relators/aut |
| 245 10 - TITLE STATEMENT |
|---|
| Title |
Advanced Digital System Design |
| Medium |
[electronic resource] : |
| Remainder of title |
A Practical Guide to Verilog Based FPGA and ASIC Implementation / |
| Statement of responsibility, etc. |
by Shirshendu Roy. |
| 250 ## - EDITION STATEMENT |
|---|
| Edition statement |
1st ed. 2024. |
| 264 #1 - |
|---|
| -- |
Cham : |
| -- |
Springer International Publishing : |
| -- |
Imprint: Springer, |
| -- |
2024. |
| 300 ## - PHYSICAL DESCRIPTION |
|---|
| Extent |
XXVII, 451 p. 373 illus., 13 illus. in color. |
| Other physical details |
online resource. |
| 336 ## - |
|---|
| -- |
text |
| -- |
txt |
| -- |
rdacontent |
| 337 ## - |
|---|
| -- |
computer |
| -- |
c |
| -- |
rdamedia |
| 338 ## - |
|---|
| -- |
online resource |
| -- |
cr |
| -- |
rdacarrier |
| 347 ## - |
|---|
| -- |
text file |
| -- |
PDF |
| -- |
rda |
| 505 0# - FORMATTED CONTENTS NOTE |
|---|
| Formatted contents note |
Binary Number System -- Basics of Verilog HDL -- Basic Combinational Circuits -- Basic Sequential Circuits -- Memory Design -- Finite State Machines -- Design of Adder Circuits -- Design of Multiplier Circuits -- Division and Modulous Operation -- Square Root and its Reciprocal -- CORDIC Algorithm -- Floating Point Architectures -- Timing Analysis -- Digital System Implementation -- Low Power Digital System Design -- Digital System Design Examples. |
| 520 ## - SUMMARY, ETC. |
|---|
| Summary, etc. |
The book is designed to serve as a textbook for courses offered to undergraduate and graduate students enrolled in electrical, electronics, and communication engineering. The objective of this book is to help the readers to understand the concepts of digital system design as well as to motivate the students to pursue research in this field. Verilog Hardware Description Language (HDL) is preferred in this book to realize digital architectures. Concepts of Verilog HDL are discussed in a separate chapter and many Verilog codes are given in this book for better understanding. Concepts of system Verilog to realize digital hardware are also discussed in a separate chapter. The book covers basic topics of digital logic design like binary number systems, combinational circuit design, sequential circuit design, and finite state machine (FSM) design. The book also covers some advanced topics on digital arithmetic like design of high-speed adders, multipliers, dividers, square root circuits, and CORDIC block. The readers can learn about FPGA and ASIC implementation steps and issues that arise at the time of implementation. One chapter of the book is dedicated to study the low-power design techniques and another to discuss the concepts of static time analysis (STA) of a digital system. Design and implementation of many digital systems are discussed in detail in a separate chapter. In the last chapter, basics of some advanced FPGA design techniques like partial re-configuration and system on chip (SoC) implementation are discussed. These designs can help the readers to design their architecture. This book can be very helpful to both undergraduate and postgraduate students and researchers. |
| 541 ## - IMMEDIATE SOURCE OF ACQUISITION NOTE |
|---|
| Owner |
UABC ; |
| Method of acquisition |
Perpetuidad |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Electronic circuits. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Computers. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Computer-aided engineering. |
| 650 #0 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Electrical engineering. |
| 650 14 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Electronic Circuits and Systems. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Computer Hardware. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Computer-Aided Engineering (CAD, CAE) and Design. |
| 650 24 - SUBJECT ADDED ENTRY--TOPICAL TERM |
|---|
| Término temático o nombre geográfico como elemento de entrada |
Electrical and Electronic Engineering. |
| 710 2# - ADDED ENTRY--CORPORATE NAME |
|---|
| Corporate name or jurisdiction name as entry element |
SpringerLink (Online service) |
| 773 0# - HOST ITEM ENTRY |
|---|
| Title |
Springer Nature eBook |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Relationship information |
Printed edition: |
| International Standard Book Number |
9783031410840 |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Relationship information |
Printed edition: |
| International Standard Book Number |
9783031410864 |
| 776 08 - ADDITIONAL PHYSICAL FORM ENTRY |
|---|
| Relationship information |
Printed edition: |
| International Standard Book Number |
9783031410871 |
| 856 40 - ELECTRONIC LOCATION AND ACCESS |
|---|
| Public note |
Libro electrónico |
| Uniform Resource Identifier |
http://libcon.rec.uabc.mx:2048/login?url=https://doi.org/10.1007/978-3-031-41085-7 |
| 912 ## - |
|---|
| -- |
ZDB-2-ENG |
| 912 ## - |
|---|
| -- |
ZDB-2-SXE |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) |
|---|
| Koha item type |
Libro Electrónico |
