Vista normal Vista MARC Vista ISBD

CMOS High Efficiency On-chip Power Management [recurso electrónico] / by John Hu, Mohammed Ismail.

Por: Hu, John [author.]Colaborador(es): Ismail, Mohammed [author.] | SpringerLink (Online service)Tipo de material: Texto

TextoSeries Analog Circuits and Signal ProcessingEditor: New York, NY : Springer New York, 2011Descripción: XII, 120 p. online resourceTipo de contenido: text Tipo de medio: computer Tipo de portador: online resourceISBN: 9781441995261Tema(s): Engineering | Electronics | Systems engineering | Production of electric energy or power | Engineering | Circuits and Systems | Electronics and Microelectronics, Instrumentation | Power Electronics, Electrical Machines and NetworksFormatos físicos adicionales: Printed edition:: Sin títuloClasificación CDD: 621.3815 Clasificación LoC:TK7888.4Recursos en línea: Libro electrónico Texto

Contenidos:

Part I: Green Electronics and Power Management -- Green Electronics -- System Power Management -- Part II: Power Management IC Design -- Linear Regulators -- Switching Converters -- Conclusion.

En: Springer eBooksResumen: This book deals with the subject matter of power management integrated circuit (IC) design, or integrated power electronics, as a response to the growing need for energy-efficient electronics. The authors introduce various power management IC design techniques to build future energy-efficient “green” electronics. The goal is to achieve high efficiency, which is essential to meet consumers’ growing need for longer battery lives. The focus is to study topologies amiable for full on-chip implementation (few external components) in the mainstream CMOS technology, which will reduce the physical size and the manufacturing cost of the devices. Describes a number of techniques at circuits and systems level that increase sleep-mode efficiency to prolong the battery life, without sacrificing performance parameters; Enables readers to design for compactness, which requires fewer bulky external components and circuit topologies that lend themselves easily to full on-chip integration; Offers insights on how the efficiency boosting techniques for power management IC designs work toward society’s quest for higher energy efficiency.

Existencias ( 1 )
Notas de título ( 3 )

Existencias
Tipo de ítem	Biblioteca actual	Colección	Signatura	Copia número	Estado	Fecha de vencimiento	Código de barras
Libro Electrónico	Biblioteca Electrónica	Colección de Libros Electrónicos	TK7888.4 (Browse shelf(Abre debajo))	1	No para préstamo		372247-2001

Navegando Biblioteca Electrónica Estantes, Código de colección: Colección de Libros Electrónicos Cerrar el navegador de estanterías (Oculta el navegador de estanterías)

Previo								Siguiente
Previo	TK7888.4 Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs	TK7888.4 Principles of VLSI RTL Design	TK7888.4 High-Level Verification	TK7888.4 CMOS High Efficiency On-chip Power Management	TK7888.4 Hardware/Software Architectures for Low-Power Embedded Multimedia Systems	TK7888.4 VCO-Based Quantizers Using Frequency-to-Digital and Time-to-Digital Converters	TK7888.4 Formal Development of a Network-Centric RTOS	Siguiente

Part I: Green Electronics and Power Management -- Green Electronics -- System Power Management -- Part II: Power Management IC Design -- Linear Regulators -- Switching Converters -- Conclusion.

This book deals with the subject matter of power management integrated circuit (IC) design, or integrated power electronics, as a response to the growing need for energy-efficient electronics. The authors introduce various power management IC design techniques to build future energy-efficient “green” electronics. The goal is to achieve high efficiency, which is essential to meet consumers’ growing need for longer battery lives. The focus is to study topologies amiable for full on-chip implementation (few external components) in the mainstream CMOS technology, which will reduce the physical size and the manufacturing cost of the devices. Describes a number of techniques at circuits and systems level that increase sleep-mode efficiency to prolong the battery life, without sacrificing performance parameters; Enables readers to design for compactness, which requires fewer bulky external components and circuit topologies that lend themselves easily to full on-chip integration; Offers insights on how the efficiency boosting techniques for power management IC designs work toward society’s quest for higher energy efficiency.