The Regularized Fast Hartley Transform [recurso electrónico] : Optimal Formulation of Real-Data Fast Fourier Transform for Silicon-Based Implementation in Resource-Constrained Environments / by Keith Jones.
Tipo de material: TextoSeries Signals and Communication TechnologyEditor: Dordrecht : Springer Netherlands : Imprint: Springer, 2010Descripción: XVII, 200p. online resourceTipo de contenido: text Tipo de medio: computer Tipo de portador: online resourceISBN: 9789048139170Tema(s): Engineering | Computer Communication Networks | Mathematics | Telecommunication | Engineering | Communications Engineering, Networks | Computer Communication Networks | Applications of MathematicsFormatos físicos adicionales: Printed edition:: Sin títuloClasificación CDD: 621.382 Clasificación LoC:TK1-9971Recursos en línea: Libro electrónicoTipo de ítem | Biblioteca actual | Colección | Signatura | Copia número | Estado | Fecha de vencimiento | Código de barras |
---|---|---|---|---|---|---|---|
Libro Electrónico | Biblioteca Electrónica | Colección de Libros Electrónicos | TK1 -9971 (Browse shelf(Abre debajo)) | 1 | No para préstamo | 377742-2001 |
Navegando Biblioteca Electrónica Estantes, Código de colección: Colección de Libros Electrónicos Cerrar el navegador de estanterías (Oculta el navegador de estanterías)
TK1 -9971 Trustworthy Internet | TK1 -9971 My personal Adaptive Global NET (MAGNET) | TK1 -9971 Novel Algorithms and Techniques in Telecommunications and Networking | TK1 -9971 The Regularized Fast Hartley Transform | TK1 -9971 WiMAX Networks | TK1 -9971 Technological Developments in Networking, Education and Automation | TK1 -9971 Architecture and Design for the Future Internet |
Background to Research -- Fast Solutions to Real-Data Discrete Fourier Transform -- The Discrete Hartley Transform -- Derivation of the Regularized Fast Hartley Transform -- Algorithm Design for Hardware-Based Computing Technologies -- Derivation of Area-Efficient and Scalable Parallel Architecture -- Design of Arithmetic Unit for Resource-Constrained Solution -- Computation of 2n-Point Real-Data Discrete Fourier Transform -- Applications of Regularized Fast Hartley Transform -- Summary and Conclusions.
When designing high-performance DSP systems for implementation with silicon-based computing technology, the oft-encountered problem of the real-data DFT is typically addressed by exploiting an existing complex-data FFT, which can easily result in an overly complex and resource-hungry solution. The research described in The Regularized Fast Hartley Transform: Optimal Formulation of Real-Data Fast Fourier Transform for Silicon-Based Implementation in Resource-Constrained Environments deals with the problem by exploiting directly the real-valued nature of the data and is targeted at those real-world applications, such as mobile communications, where size and power constraints play key roles in the design and implementation of an optimal solution. The Regularized Fast Hartley Transform provides the reader with the tools necessary to both understand the proposed new formulation and to implement simple design variations that offer clear implementational advantages, both practical and theoretical, over more conventional complex-data solutions to the problem. The highly-parallel formulation described is shown to lead to scalable and device-independent solutions to the latency-constrained version of the problem which are able to optimize the use of the available silicon resources, and thus to maximize the achievable computational density, thereby making the solution a genuine advance in the design and implementation of high-performance parallel FFT algorithms.
19