60-GHz CMOS Phase-Locked Loops [recurso electrónico] / by Hammad M. Cheema, Reza Mahmoudi, Arthur H. M. Roermund.

Por: Cheema, Hammad M [author.]Colaborador(es): Mahmoudi, Reza [author.] | Roermund, Arthur H. M [author.] | SpringerLink (Online service)Tipo de material: TextoTextoEditor: Dordrecht : Springer Netherlands : Imprint: Springer, 2010Descripción: VIII, 197 p. online resourceTipo de contenido: text Tipo de medio: computer Tipo de portador: online resourceISBN: 9789048192809Tema(s): Engineering | Microwaves | Systems engineering | Engineering | Circuits and Systems | Microwaves, RF and Optical Engineering | Solid State PhysicsFormatos físicos adicionales: Printed edition:: Sin títuloClasificación CDD: 621.3815 Clasificación LoC:TK7888.4Recursos en línea: Libro electrónicoTexto
Contenidos:
Synthesizer System Architecture -- Layout and Measurements at mm-Wave Frequencies -- Design of High Frequency Components -- Design of Low Frequency Components -- Synthesizer Integration -- Conclusions.
En: Springer eBooksResumen: The promising high data rate wireless applications at millimeter wave frequencies in general and 60 GHz in particular have gained much attention in recent years. However, challenges related to circuit, layout and measurements during mm-wave CMOS IC design have to be overcome before they can become viable for mass market. 60-GHz CMOS Phase-Locked Loops focusing on phase-locked loops for 60 GHz wireless transceivers elaborates these challenges and proposes solutions for them. The system level design to circuit level implementation of the complete PLL, along with separate implementations of individual components such as voltage controlled oscillators, injection locked frequency dividers and their combinations, are included. Furthermore, to satisfy a number of transceiver topologies simultaneously, flexibility is introduced in the PLL architecture by using new dual-mode ILFDs and switchable VCOs, while reusing the low frequency components at the same time.
Star ratings
    Valoración media: 0.0 (0 votos)
Existencias
Tipo de ítem Biblioteca actual Colección Signatura Copia número Estado Fecha de vencimiento Código de barras
Libro Electrónico Biblioteca Electrónica
Colección de Libros Electrónicos TK7888.4 (Browse shelf(Abre debajo)) 1 No para préstamo 377964-2001

Synthesizer System Architecture -- Layout and Measurements at mm-Wave Frequencies -- Design of High Frequency Components -- Design of Low Frequency Components -- Synthesizer Integration -- Conclusions.

The promising high data rate wireless applications at millimeter wave frequencies in general and 60 GHz in particular have gained much attention in recent years. However, challenges related to circuit, layout and measurements during mm-wave CMOS IC design have to be overcome before they can become viable for mass market. 60-GHz CMOS Phase-Locked Loops focusing on phase-locked loops for 60 GHz wireless transceivers elaborates these challenges and proposes solutions for them. The system level design to circuit level implementation of the complete PLL, along with separate implementations of individual components such as voltage controlled oscillators, injection locked frequency dividers and their combinations, are included. Furthermore, to satisfy a number of transceiver topologies simultaneously, flexibility is introduced in the PLL architecture by using new dual-mode ILFDs and switchable VCOs, while reusing the low frequency components at the same time.

19

Con tecnología Koha