000			03682nam a22004215i 4500
001			u371957
003			SIRSI
005			20160812080157.0
007			cr nn 008mamaa
008			101210s2011 xxu| s |||| 0|eng d
020			_a9781441975485 _9978-1-4419-7548-5
040			_cMX-MeUAM
050		4	_aTK7888.4
082	0	4	_a621.3815 _223
100	1		_aNavabi, Zainalabedin. _eauthor.
245	1	0	_aDigital System Test and Testable Design _h[recurso electrónico] : _bUsing HDL Models and Architectures / _cby Zainalabedin Navabi.
264		1	_aBoston, MA : _bSpringer US : _bImprint: Springer, _c2011.
300			_aXVII, 435p. 100 illus. _bonline resource.
336			_atext _btxt _2rdacontent
337			_acomputer _bc _2rdamedia
338			_aonline resource _bcr _2rdacarrier
347			_atext file _bPDF _2rda
520			_aDigital System Test and Testable Design: Using HDL Models and Architectures by: Zainalabedin Navabi This book is about digital system test and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms. Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware / software environment facilitates description of complex test programs and test strategies. •Combines design and test •Describes test methods in Verilog and PLI, which makes the methods more understandable and the gates possible to simulate •Simulation of gate models allows fault simulation and test generation, while Verilog testbenches inject faults, evaluate fault coverage and apply new test patterns •Describes DFT, compression, decompression, and BIST techniques in Verilog, which makes the hardware of the architectures easier to understand and allows simulation and evaluation of the testability methods •Virtual testers (Verilog testbenches) play the role of ATEs for driving scan tests and examining the circuit under test •Verilog descriptions of scan designs and BIST architectures are available that can be used in actual designs •PLI test utilities developed in-text are available for download •Introductory Video for Verilog basics, software developed in-text, and PLI basics available for download •Powerpoint slides available for each chapter
650		0	_aScience (General).
650		0	_aMathematics.
650		0	_aSystems engineering.
650	1	4	_aPopular Science.
650	2	4	_aCircuits and Systems.
650	2	4	_aMathematics, general.
650	2	4	_aPhilosophy.
710	2		_aSpringerLink (Online service)
773	0		_tSpringer eBooks
776	0	8	_iPrinted edition: _z9781441975478
856	4	0	_zLibro electrónico _uhttp://148.231.10.114:2048/login?url=http://link.springer.com/book/10.1007/978-1-4419-7548-5
596			_a19
942			_cLIBRO_ELEC
999			_c199837 _d199837