000 | 03078nam a22004935i 4500 | ||
---|---|---|---|
001 | u375848 | ||
003 | SIRSI | ||
005 | 20160812084343.0 | ||
007 | cr nn 008mamaa | ||
008 | 110223s2011 gw | s |||| 0|eng d | ||
020 |
_a9783642194481 _9978-3-642-19448-1 |
||
040 | _cMX-MeUAM | ||
050 | 4 | _aQA76.9.C62 | |
082 | 0 | 4 |
_a004 _223 |
100 | 1 |
_aStenström, Per. _eeditor. |
|
245 | 1 | 0 |
_aTransactions on High-Performance Embedded Architectures and Compilers III _h[recurso electrónico] / _cedited by Per Stenström. |
264 | 1 |
_aBerlin, Heidelberg : _bSpringer Berlin Heidelberg, _c2011. |
|
300 |
_aXIV, 299p. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
490 | 1 |
_aLecture Notes in Computer Science, _x0302-9743 ; _v6590 |
|
520 | _aTransactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This third issue contains 14 papers carefully reviewed and selected out of numerous submissions and is divided into four sections. The first section contains the top four papers from the Third International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2008, held in Göteborg, Sweden, in January 2008. The second section consists of four papers from the 8th MEDEA Workshop held in conjunction with PACT 2007 in Brasov, Romania, in September 2007. The third section contains two regular papers and the fourth section provides a snapshot from the First Workshop on Programmability Issues for Multicore Computers, MULTIPROG, held in conjunction with HiPEAC 2008. | ||
650 | 0 | _aComputer science. | |
650 | 0 | _aData transmission systems. | |
650 | 0 | _aLogic design. | |
650 | 0 | _aComputer Communication Networks. | |
650 | 1 | 4 | _aComputer Science. |
650 | 2 | 4 | _aArithmetic and Logic Structures. |
650 | 2 | 4 | _aProcessor Architectures. |
650 | 2 | 4 | _aInput/Output and Data Communications. |
650 | 2 | 4 | _aLogic Design. |
650 | 2 | 4 | _aComputer Communication Networks. |
650 | 2 | 4 | _aProgramming Languages, Compilers, Interpreters. |
710 | 2 | _aSpringerLink (Online service) | |
773 | 0 | _tSpringer eBooks | |
776 | 0 | 8 |
_iPrinted edition: _z9783642194474 |
830 | 0 |
_aLecture Notes in Computer Science, _x0302-9743 ; _v6590 |
|
856 | 4 | 0 |
_zLibro electrónico _uhttp://148.231.10.114:2048/login?url=http://link.springer.com/book/10.1007/978-3-642-19448-1 |
596 | _a19 | ||
942 | _cLIBRO_ELEC | ||
999 |
_c203728 _d203728 |