000 | 02995nam a22004695i 4500 | ||
---|---|---|---|
001 | u377999 | ||
003 | SIRSI | ||
005 | 20160812084531.0 | ||
007 | cr nn 008mamaa | ||
008 | 101029s2011 ne | s |||| 0|eng d | ||
020 |
_a9789048193981 _9978-90-481-9398-1 |
||
040 | _cMX-MeUAM | ||
050 | 4 | _aTK7888.4 | |
082 | 0 | 4 |
_a621.3815 _223 |
100 | 1 |
_aFan, Yongquan. _eauthor. |
|
245 | 1 | 0 |
_aAccelerating Test, Validation and Debug of High Speed Serial Interfaces _h[recurso electrónico] / _cby Yongquan Fan, Zeljko Zilic. |
264 | 1 |
_aDordrecht : _bSpringer Netherlands, _c2011. |
|
300 |
_aIX, 100 p. _bonline resource. |
||
336 |
_atext _btxt _2rdacontent |
||
337 |
_acomputer _bc _2rdamedia |
||
338 |
_aonline resource _bcr _2rdacarrier |
||
347 |
_atext file _bPDF _2rda |
||
520 | _aHigh-Speed Serial Interface (HSSI) devices have become widespread in communications, from the embedded to high-performance computing systems, and from on-chip to a wide haul. Testing of HSSIs has been a challenging topic because of signal integrity issues, long test time and the need of expensive instruments. Accelerating Test, Validation and Debug of High Speed Serial Interfaces provides innovative test and debug approaches and detailed instructions on how to arrive to practical test of modern high-speed interfaces. Accelerating Test, Validation and Debug of High Speed Serial Interfaces first proposes a new algorithm that enables us to perform receiver test more than 1000 times faster. Then an under-sampling based transmitter test scheme is presented. The scheme can accurately extract the transmitter jitter and finish the whole transmitter test within 100ms, while the test usually takes seconds. The book also presents and external loopback-based testing scheme, where and FPGA-based BER tester and a novel jitter injection technique are proposed. These schemes can be applied to validate, test and debug HSSIs with data rate up to 12.5Gbps at a lower test cost than pure ATE solutions. In addition, the book introduces an efficieng scheme to implement high performance Gaussian noise generators, suitable for evaluating BER performance under noise conditions. | ||
650 | 0 | _aEngineering. | |
650 | 0 | _aComputer system performance. | |
650 | 0 | _aSoftware engineering. | |
650 | 0 | _aElectronics. | |
650 | 0 | _aSystems engineering. | |
650 | 1 | 4 | _aEngineering. |
650 | 2 | 4 | _aCircuits and Systems. |
650 | 2 | 4 | _aSoftware Engineering/Programming and Operating Systems. |
650 | 2 | 4 | _aElectronics and Microelectronics, Instrumentation. |
650 | 2 | 4 | _aSystem Performance and Evaluation. |
700 | 1 |
_aZilic, Zeljko. _eauthor. |
|
710 | 2 | _aSpringerLink (Online service) | |
773 | 0 | _tSpringer eBooks | |
776 | 0 | 8 |
_iPrinted edition: _z9789048193974 |
856 | 4 | 0 |
_zLibro electrónico _uhttp://148.231.10.114:2048/login?url=http://link.springer.com/book/10.1007/978-90-481-9398-1 |
596 | _a19 | ||
942 | _cLIBRO_ELEC | ||
999 |
_c205879 _d205879 |