000 03534nam a22004095i 4500
001 u378045
003 SIRSI
005 20160812084533.0
007 cr nn 008mamaa
008 100728s2010 ne | s |||| 0|eng d
020 _a9789048195794
_9978-90-481-9579-4
040 _cMX-MeUAM
050 4 _aTK7888.4
082 0 4 _a621.3815
_223
100 1 _aWille, Robert.
_eauthor.
245 1 0 _aTowards a Design Flow for Reversible Logic
_h[recurso electrónico] /
_cby Robert Wille, Rolf Drechsler.
264 1 _aDordrecht :
_bSpringer Netherlands :
_bImprint: Springer,
_c2010.
300 _aXIII, 184 p.
_bonline resource.
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
505 0 _aPreliminaries -- Synthesis of Reversible Logic -- Exact Synthesis of Reversible Logic -- Embedding of Irreversible Functions -- Optimization -- Formal Verification and Debugging -- Summary and Conclusions.
520 _aThe development of computing machines found great success in the last decades. But the ongoing miniaturization of integrated circuits will reach its limits in the near future. Shrinking transistor sizes and power dissipation are the major barriers in the development of smaller and more powerful circuits. Reversible logic provides an alternative that may overcome many of these problems in the future. For low-power design, reversible logic offers significant advantages since zero power dissipation will only be possible if computation is reversible. Furthermore, quantum computation profits from enhancements in this area, because every quantum circuit is inherently reversible and thus requires reversible descriptions. However, since reversible logic is subject to certain restrictions (e.g. fanout and feedback are not directly allowed), the design of reversible circuits significantly differs from the design of traditional circuits. Nearly all steps in the design flow (like synthesis, verification, or debugging) must be redeveloped so that they become applicable to reversible circuits as well. But research in reversible logic is still at the beginning. No continuous design flow exists so far. In Towards a Design Flow for Reversible Logic, contributions to a design flow for reversible logic are presented. This includes advanced methods for synthesis, optimization, verification, and debugging. Formal methods like Boolean satisfiability and decision diagrams are thereby exploited. By combining the techniques proposed in the book, it is possible to synthesize reversible circuits representing large functions. Optimization approaches ensure that the resulting circuits are of small cost. Finally, a method for equivalence checking and automatic debugging allows to verify the obtained results and helps to accelerate the search for bugs in case of errors in the design. Combining the respective approaches, a first design flow for reversible circuits of significant size results.
650 0 _aEngineering.
650 0 _aSystems engineering.
650 1 4 _aEngineering.
650 2 4 _aCircuits and Systems.
700 1 _aDrechsler, Rolf.
_eauthor.
710 2 _aSpringerLink (Online service)
773 0 _tSpringer eBooks
776 0 8 _iPrinted edition:
_z9789048195787
856 4 0 _zLibro electrónico
_uhttp://148.231.10.114:2048/login?url=http://link.springer.com/book/10.1007/978-90-481-9579-4
596 _a19
942 _cLIBRO_ELEC
999 _c205925
_d205925